With shn'nking cycle times. clock skew has become an increasingly difficult and important problemfor high performance designs.
I INTRODUCTION
Clock skew results from the unequal propagation delay of clock paths from the source of the clock tree to the various sink nodes at the latch points and directly impacts the performance of a design. With rapidly increasing clock frequencies, the allowable clock skew is increasingly constrained, making clock skew a critical concern for high-performance processors. Clock skew can be introduced either at design time, during fabrication of the design, or during its operation. During the design phase, clock skew can arise due to unbalanced clock path delays resulting from unexpected changes in the capacitive loading at the clock sinks and routing constraints. To address this, extensive work has been performed on automatic sizing and routing of clock trees to minimize skew during design time In this paper, we propose a statistical method to analyze the impact of process variations on clock skew. Process variations result in uncertainty in the device and interconnect characteristics, such as effective gate length, doping concentrations, oxide thickness and ILD thickness, and are a source of significant clock skew. In general, process variations can be divided into inter-die and intra-die variations. Inter-die variations represent differences in device characteristics from one die to the next, while intra-die variations represent differences in device characteristics within a single die. Intra-die Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies hear this notice and the full citation an the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, rewires orior soecific Demission andior a fee.
variations can have a deterministic component due to topologically dependencies of device processing, such as CMP effects and optical proximity effects [6] [7] [8] . In some cases, such topological dependencies are directly accounted for in the analysis of clock skew, thereby reducing the statistical variation [9] [10] [11] , whereas in other cases, such variations are treated as random. Furthermore, intra-die process variations exhibit spatial correlation, meaning that devices close to each other are more likely to have similar characteristics than those spaced far apart.
Traditionally, clock skew is computed using case analysis, where all devices are assumed to have identical hest-case, nominal, or worst-case characteristics. Such analysis is appropriate for inter-die process variations. However, it cannot model intra-die variations where devices have different characteristics on the same die. Case analysis therefore results in an optimistic skew estimate, as the mismatch between the devices in a clock tree is ignored. With continuous shrinking of process dimensions, intra-die variations are becoming increasingly prominent and case-analysis is no longer valid. It is therefore critical that a statistical analysis of the clock skew be performed to determine the expected distribution of the skew across the manufactured die. Once the skew distribution is computed, the expected number of die meeting a specific skew can be determined. Statistical analysis of clock skew is also useful during the design of a clock tree to redilce its sensitivity to process variations and increase its robusiness.
Recently, a number of methods for statistical clock skew analysis based on Monte Carlo simulation have been proposed [12] . However, Monte Carla based approaches can have very high run times, especially for large clock designs. A probabilistic approach to clock skew analysis was proposed in [13] [14] having efficient rxn time. However, this analysis is restricted to binary clock trees and also uses a Gaussian distribution to approximate the maximum and minimum of two Gaussian random variables, which may compromise the accuracy of the analysis.
In this paper, we propose a new approach to clock skew analysis, which accurately models intra-die process variations and has a linear run-time complexity with circuit size. Our analysis is focussed on random variations, meaning that topological dependencies are either removed prior to the analysis or are treated as random variations. We provide a formal definition of the statistical clock skew problem from which we derive our proposed analysis method. Statistical clock skew analysis is complicated by the correlation between the minimum and maximum path delays in a clock tree. The approach proposed in this paper uses joint probability density functions (JPDFs) that preserve this correlation between minimum and maximum delays in an efficient manner. The P D F s are propagated in a bottom up fashion along the clock tree in a single pass, and we present efficient methods for merging and propagating P D F s during the traversal. The proposed method computes the skew distribution lC'cAD'b3, No~ember~ll-l3,2003 for the entire clock tree as well as the skew distribution of all suhtrees simultaneously and therefore allows the designer to identify which portions of the clock tree are most sensitive to process variations. The presented methods were implemented and tested on a number of clock tree circuits, including a large clock stmcture from an industrial high-performance microprocessor design. Comparison of results with Monte Carlo simulation confirms the correctness of the approach and demonstrates its efficiency. Comparison with traditional case-analysis shows the importance of statistical clack skew analysis.
The remainder of this paper is organized as follows. In Section 2, we present the problem definition and modeling assumptions. In Section 3, we discuss OUT approach and implementation for statistical clack skew computation. In Section 4, we show experimental results and comparisons with Monte Carlo simulation. Finally, in Section 5. we draw ourconclusions.
PROBLEM DEFINITION AND MODELING ASSUMPTIONS
In this section, we define the statistical clock skew problem and discuss our modeling assumptions.
We consider clock networks as composed of driver gates, such as buffers, inverters and distributed RLC interconnects. In this paper, we rcstrict our analysis to clock networks that have a tree topology, meaning that the circuit does not have reconvergent fanout. Some very high-performance clock tree designs are constructed using multi-driven meshes and can only be represented by directed acyclic graphs (DAGS). While such DAG clock networks cannot be modeled with our proposed approach, most clock networks, especially those in ASIC design, have a tree topology. Also, the proposed formulation forms a basis on which statistical skew analysis for DAG clock networks can be built.
We represent a clock tree with a so-called riming m e , which is similar to the well known timing graph, except that its topology is restricted to a tree. The root of the tree is the primary clock driver and the lowest level gales of the clock hierarchy are the sink nodes that drive the latches in the design. An example of a clock tree and its corresponding timing tree representation is shown in Figure I . Each edge in the timing tree represents the delay from a driver gate input to an interconnect sink point and therefore represent the sum of gate and interconnect delays. For most clock trees, the dominant factor in delay variation is the driver delay uncertainty, due to variability of process parameters such as gate length [151. In this paper, we therefore focus on driver delay variation, although the analysis can be easily extended to incorporate interconnect delay variability. using variational interconnect modeling methods such as those discussed in [It] . Since timing trees are a special case of timing graphs, they inherent all common attributes of timing graphs, such as the definition of path delay, arrival times, critical paths, etc.
A determinisric timing free (D'M) is defined as a timing tree where each edge has a fixed delay. The skew of a DIT is defined in terms of the minimum and maximum path delay in the timing tree, as stated below: Defiition 1. The minimum delay of a D'M is the minimum of all path delays dp,; from the r m t node to any of the sink nodes
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Definition 2. The maximum delay of a DTT is the maximum of all path delays d,,i from the root node to any of the sink nodes. dmaI = max(dp, , . d p , ? ........., dp, n ) (EQ 2) Defiition 3. Clock skew for a DTT can be defined as the difference between the maximum delay and minimum delay of a DTT:
Clock skew therefore is the maximum anival time difference between any pair of sink nodes.
Typically, the aim of the designer is to create a clock Wee with zero skew, referred to as a zero-skew clock tree. However, in highperformance design, clock skew is sometimes intentionally introduced by the designer to accommodate unbalanced combinational logic delays in the circuit, referred to as a non-zero skew clock tree. By setting non-zero clock skew targets the designer effectively enables cycle stealing or lime borrowing which can improve the performance of the design. However, any deviation of the skew from their intended targets in a non-zero skew clock tree will degrade the performance of the design in the same manner as it does for a zeroskew clock tree. For clarity, we derive our analysis in this paper for a zero-skew clock tree, noting that the analysis can he easily extended to non-zero skew clock trees with intentional skew targets.
At design time, process variations create uncenainty in the gate delays of the clock tree. Hence, we define a so-called probnbilisric riming tree (RT), Tp where the delay of edge e is modeled with random variable D,. Each random variable D, is characterized by its probability density function p,(D,). Although we formulate the clock skew problem using continuous prohability density functions, we use discretized versions of these functions in our implementation, similar to those discussed in 1161.
For the purpose of OUT analysis, we assume that edge delays are independent random variables. However, cenain device parameters, such as gate length, will exhibit spatial correlation, meaning that drivers that are closely spaced together are more likely to have simi-lar device parameters than those spaced further apart. Such spatial correlations will introduce dependencies between the edge delay random variables in the FIT. However, in typical process technologies, spatial correlation is reported to drop off sharply for distances greater than 100 -300pm [17]. The driver gates in a clock tree are typically spaced relatively far apart, as they are distributed evenly in the die, with separation typically greater than 300pm. This therefore diminishes the impact of spatial correlation for typical clock tree designs. Also, spatial correlation of clock tree driven tends to introduce positive correlation between the minimum and maximum path delays in a clock tree and hence, is expected to decrease the skew of a clock tree [14] , making our analysis which ignores spatial correlation conservative. The current analysis also forms a frame work from which spatial correlations can be incorporated in future extensions.
Since all edge delays take a deterministic value on a manufactured die, the sample space consists of all possible die with different edge delay combinations. The probability that a manufactured die has a driver with a delay in interval [d,.d*] is:
Furthermore, since the edge delays are independent random variables, the probability of the occurrence of a particular combination of edge delays is simply the product of the probabilities of the occurrence of each individual edge delay [ZO]. Finally, since all clock tree characteristics, such as minimum and maximum path delay and skew are defined over the sample space, they are also random variables. In statistical clock skew analysis, the goal is to obtain the probability density function (PDF) or the cumulative distribution function (CDF) of the clock skew, based on the PDF or CDF of the edge delays in the PTT.
PROPOSED APPROACH FOR STATISTICAL SKEW
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COMPUTATION
We start with a formal definition of the CDF of clock skew over the sample space of manufactured dice. The probability of skew s being equal or less than value Scan be expressed as the integral over the sample space of the DTTs which satisfies S S S . As mentioned, the probability of occurrence of a DTT is the product of the probabilities of occurrence of its individual edge delays p,,i(f) for each edge i , which leads to the following expression for clock skew C D F P ( S ) = P ( S l S ) = with respect to the number of edges in the graph and hence is not practical.
A more intuitive approach would he to implement a statistical timing analysis method that mirrors the approach for computing skew in a deterministic timing tree, according to EQI through EQ3. , we can easily compute the earliest (minimum) and latest (maximum) arrival time distributions of each clock sink in the tree. We can then define the maximum and minimum delay of the clock tree as random variables D , , and Dmin, similar to that for the DTT in EQI and EQ2, and attempt to compute their probability distributions hy taking a statistical maximum and minimum over all path delays. From the difference of these two random variables, the skew is then obtained. Unfortunately, this approach is complicated by the correlations that must he accounted for during the computation. First, the arrival times at sink nodes are correlated since timing paths to sink nodes typically share multiple edges in the timing tree. This correlation must be explicitly expressed when computing the maximum and minimum clock tree delay distributions, which is computationally difficult. Second, the minimum and maximum clock tree delays themselves are correlated. This is immediately obvious from the fact that minimum delay can never exceed the maximum delay and vice versa. Therefore, the correlation between the minimum and maximum PIT delays must be determined in order to correctly compute the distribution of skew, again complicating the analysis.
We therefore propose an altemate approach to statistical skew analysis as detailed in the next section. The key idea is to avoid separate computation of the minimum and maximum PIT delays and instead compute their joint probability distributions function ( P D F ) which preserves their correlation information. Furthermore, we show that by propagating the JPDF of minimum and maximum PIT delay where dp,i are clock tree path delays and minimum and maximum operations are taken over all clock net sinks i. The joint probability density function (IPDF) can be obtained from the JCDF through differentiation:
Joint Probability Distribution Computation. (EQ 7)
For numerical computation, it is often more convenient to discretize the IPDF. An example of the discretized P D F for D,i, and D,, is shown in Figure 2 , as a contour level plot. Here the darker regions indicate the areas with higher probability. The entire distribution lies above the follOws from the Obvious PrDpenY that Dmin can never be greater than DWe compute the JPDF p(Dmjn. D,-) for the minimum and maximum path delays in a P l T in a bottom up fashion. The PDFpj(D,j,,, D-) for an intemal node mi in the PIT represents the joint prohability distribution of minimum and maximum path delays from node nj to any of the leaf nodes of ni. The P D F pi(Dmin, D-) at node nj is defined in terms of the JPDFs pj (Dmin, D,,-) at the children nj of node ni. The P D F s for all nodes in the PIT are therefore computed using a single topological traversal of the clock tree starting at the leaf nodes of the tree. After the IPDF of D,jn and D,, is computed for the root of the tree, we compute the skew distribution using the integral in EQIO. Below. we first discuss how the IPDFs are computed in a FIT tree and then how the final clock skew distribution is Using the P D F of Dmin and D,, we can compute the probability manufacturing a minimum and maximum delays the intervals [D,in,l,D,i,,z] and [Dma,l,Dmm,zI as follows:
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Dm,* 2D.n.. 2 We consider a parent node nj with two children nj1 and nJ2, and edges el and el. as shown in Using the above expression of clock skew, and a given discretized IPDF of Dmjn and D, -, the computation of the clock skew PDF can be accomplished through simple integration. We now show how the IPDF of Dmin and D, , for a PIT can be efficiently computed using a single bottom up traversal and how the final clock skew distribution is computed. D-) computed at a child node njI and nJ2 is propagated to parent node ni along the respective edges e l and e2 to obtain the lPDFspil(D,,in, Om,) and pj2(Dmin, D-). For node ny this is performed by enumeration of all possible triples (Dmjnj,, D-jl. De!) of minimum and maximum path delays and edge delay, corresponding to PDFpjl (Dmi,, D, , ) at node njl and the delay PDF pel(Del) of edge e,. Initially, the JPDF pjl(Dmjn, D-) at node ni is se1 to zero for all combinations of D, , , D,,,-Then, for each enumerated triplet, we compute the minimum and maximum path delay at node ni by adding the edge delay to the path delay at node njl: Dmin,;l = Dmjnjl + Del and Dmu,il = ~? m r J l + 4 1 .
From our assumption that all edge delays are independent random vziables, it follows that the edge delay random variable Del is independent from random variables Dmin and D, , at node njl. Therefore, the probability of occurrence of triplet %i,,j~. D-j,. D-) at node with zero for all combinations of &in. D -For each quadruplet, we then compute the minimum and maximum path delays at Dm,iz). Since the two JPDF at node nII and n;2 are computed in a bottom up fashion, they are completely detetmined by the delays of the subtrees rooted at the nodes nil and n17 Since these two subtrees are by definition disjoint, (meaning they do not share any edges) it is clear that the random variables Dmin and D, , at n;l are independent with respect to random vanables Dmin and D, , at nlz. Also, the two edge delays Del and De2 are independent random variables. Therefore, the probability of 
D e l ) is
5.
Dmin,il =Dmin.i~ + De1
6.
D m , i l = D -~I + De1 7.
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Pii ( are computed for all nodes in the tree. The complexity of the algorithm is linear with the number of edges in the clock tree since each edge in the tree requires exactly one propagation and merge operation. In terms of the discretization, the complexity of the analysis is O ( n 3 for the propagation operation and O b 4 ) for the merging operation, where n is the number of discretizations of the edge delay PDF in each of the two dimensions of the PDF. Since the merging operation has the highest computational complexity in terms of the number of discretization, we propose a more efficient method for merging two JPDFs in the following Section which reduces the complexity of the merging operation to O(nZ).
It is important to note that the size of n increases as we propagate JPDFs up the tree. Tnerefore, it is important to prune P D F s as they are propagated. However, in our benchmark testing presented in Section 4 it was not necesscuy to perfom pruning, as the clock trees in consideration had a small number of levels of logic. Also, the efficiency of the algorithm can be improved by exploiting the fact that all the arrays of P D F s have non-zero values only above their diagonals. This allows reduction in memory consumption by a factor of two. The constant of proportionality for the mn time complexity is reduced by a factor of 2 for the propagation procedure by a factor of 4 for the merging procedure.
Also. the merging operation is simplified for nodes in the tree whose children are leaf nodes. The JPDFpil(Ddnin. D-) propagated from a leaf node is equal to the edge delay probability pe,(DeI) of 
Efficient Merging Procedure
Since the merge operation has the highest complexity in terms of the number of discretizations, we introduce a new procedure based on pre-computation of joint cumulative distribution functions (JCDFs) and marginal JCDFs to improve the computational complexity. Iniliakepi(D-, D-) with similar integral expressions for the non-trivial probability terms in the last two terms of EQ23. Note that since the expressions necessary to compute EQ23 involve at most double integrals, EQ23 can be computed with O(n2) computational complexity, where n is the number of discretizations of the JPDFs p j l and p p However, the computation can be further improved in efficiency by precomputing the following probability functions:
1.
1. The joint cumulative distribution functions (JCDFs) P~I and P12, where:
case IV: Dmin = Dmin, 2' Dmnx = Dmn,r, I.
(EQ 21) D , , ,~~~D~~~, ,,D,,,.J . P~~( D~~~. D~~~, 2<~,,,) (EQ 22) and~ji,,,,, ~~2 ,~i~, and~j2,min computed similarly.
Based on the four mutually exclusive cases identified above, we can obtain the following expression for JPDF pi (Dmin, D,-) : (Dm,. <D,"i".Z.D,"J +pJl(Dmi"-<Dm,". l . D m a r . I ~Dm.;).Pj?(D,i,,Dmnx) + P j~(~m z n '~m r n . ~,~m n * ) . P j z (~n , i n , D m n x ,~< D m n r ) ( E Q W and Pjl, max, Pj2, min, and Pj2, max can he computed similarly.
We can now express P~~ ( D ,~,~< D ,~~,~, D~~~,~< Dm,,) in EQ24 in where each term corresponds to each of the cases I through IV in E Q l 5 -EQ21. Each of the non-trivial probability expressions in the grals:
where the other integrals necessary to compute E923 can be expressed similarly. (D,j~,l, DmUr.t) and p,dD,in,~, D , , d once, and then compute all terms in EQ23 directly from these lCDFs and marginal CDFs avoiding repeated numerical integration and improving the computational efficiency. By following the above method, the computational complexity of the merging operation is reduced to O(nZ) where n is the number of discretizations of the JPDFs pit andpjz. However, the computational complexity of propagation remains O(n3). and hence the overall computational complexity in terms of the number of discretizations is reduced from O(n') to O(n'). The run time complexity in terms of the number of edges in the PIT remains linear.
Computing the Skew Probability Distribution.
Once the JPDF of D,;" and D , , is computed at the rcat node of the PTT, it can be used for computing the probability distribution of clock skew. We simply enumerate all possible pairs (D,jn, DmU) of the JPDF and for each pair compute the associated skew s = Dmm-D,in We then update the probability of occurrence of this skew with the probability of occurrence of the pair (Dmin, D-). The algorithm is shown in pseudo code in Figure 6 . The complexity of the algorithm is O(nZ) where n is the number of discretizations.
Since a P D F of D,in and D , , is obtained for all nodes in the FTT during the bottom-up traversal, it is possible to compute the skew distribution for individual sub-trees in the PIT with minimal runtime overhead. This allows the designer to compare the expected variability of different parts of a clock tree which can be helpful to determine which parts are most prone to process variations. The proposed algorithms therefore provide not only a way for predicting the expected clock skew in manufactured die, but also a means to guide the designer in improving the robustness of the clock tree to process
The results for the proposed algorithm and Monte Carlo simulation are shown in Table 1 . Columns 2 and 3 show the number of sink nodes and the number logic levels for the tree, respectively. Column 4 shows the average and maximum number of fanouts for the tree. The industrial test case is circuit T7 with 12,000 sink nodes and a maximum fanout of 500. Columns 5 and 6 show the mean and 99% confidence value of the computed skew using Monte Carlo simulations and the proposed algorithm, while the last column shows the percent error between the mean and 99% confidence points obtained by our approach and Monte Carlo simulation. Approximately 10,000 simulations were used to achieve a good accuracy with Monte Carlo simulation. The maximum error is negligible, demonstrating the correctness of the proposed approach. In column 7. the run-time in seconds for our algorithm is shown, which includes parsing the benchmarks, generating PDFs for the edge delays, bottom up propagation of JPDFs and skew computation. Figure 7 shows a plot of the skew CDF for clock tree T3 while Figure 8 shows a 3-D representation of the P D F of D,jn and D , , at the root of clock tree of T7.
In Table 2 , we show a comparison between our algorithm, worstcase skew analysis and traditional case-analysis. In worst-case skew analysis, a deterministic delay is assigned lo each gate within its +/-90% or +/-99% confidence point range. The delay of each gate is independently chosen from this range such that the total skew of the clock tree is maximized. The results are shown in column 3 and demonstrate that worst-case skew analysis can significantly overestimate the likelihood of skew, with overestimates ranging from 22 to over 100%. In traditional case-analysis, we again perform a deterministic analysis but this time we use case-files and all gates are set at their 90% or 99% delay values. The results are shown in column 5 and demonstrate that case-analysis is highly optimistic since it ignores the mismatch between drivers due to intra-die process variatinn variations.
EXPERIMENTAL RESULTS
The proposed method for statistical clock skew computation was implemented and tested on a number of clock tree benchmark circuits, including a large industrial clock tree from an industrial high performance microprocessor in 130 nm technology. m e other clock tree benchmark circuits were synthesized with varying number of levels and sinks to examine the operation of the algorithm under different configuralions. Gate delay PDFs with standard deviation of 10.15% of the mean delay were used. Gaussian distributions truncated at their 3 0 point were used for the PDFs. We also implemented Monte Carlo simulation to obtain the skew distribution for comparison with our proposed method. 
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CONCLUSIONS
In conclusion, we have presented a method for modelling the effects of process variations on clock skew. We have shown how the distribution of the clock skew can be efficiently obtained from the joint probability distsibution function (JPDF) of minimum and manimum clock tree delay. We proposed an algorithm which is linear with circuit size, and demonsmted the efficiency of the algorithm.
We verified the correctness of our algorithm by comparing with Monte Carlo simulations. We also compared our Statistical approach with worst-case skew analysis and case-analysis and demonstrated the importance of statistical analysis of clock bee skew.
